

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.usplo.gov

	t			1,
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/756,864	01/10/2001	Yoshinori Tanaka	49657-904	6644
	590 06/17/2002			
	T, WILL & EMERY		EXAM	INER
600 13th Street, N.W. Washington, DC 20005-3096			DICKEY, THOMAS L	
			ART UNIT	PAPER NUMBER

DATE MAILED: 06/17/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application to	9th
	•	Application No.	Applicant(s)
t .	Office Action Summary	09/756,864	TANAKA ET AL.
	Office Action Summary	Examiner	Art Unit
	The MAN INC DATE (4)	Thomas L Dickey	2826
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with the	e correspondence address
- External from the control of the c	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period reto reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be ly within the statutory minimum of thirty (30) of will apply and will expire SIX (6) MONTHS for	days will be considered timely.
1)⊠	Responsive to communication(s) filed on 30	<u> April 2002</u> .	
2a)□	This action is FINAL . 2b)⊠ Th	nis action is non-final.	
3) 🗌 Dispositi	Since this application is in condition for allow closed in accordance with the practice under on of Claims	ance except for formal matters, Ex parte Quayle, 1935 C.D. 11,	prosecution as to the merits is , 453 O.G. 213.
4)⊠	Claim(s) 12-16 and 21-24 is/are pending in th	e application.	
	4a) Of the above claim(s) is/are withdra		
	Claim(s) is/are allowed.		
6)⊠	Claim(s) 12-16 and 21-24 is/are rejected.		
	Claim(s) is/are objected to.		
8)	Claim(s) are subject to restriction and/o	r election requirement.	•
Application	on Papers	1,	
9)□ T	he specification is objected to by the Examine	r.	
10)⊠ T	he drawing(s) filed on 10 January 2001 is/are:	a)⊠ accepted or b) objected to	by the Examiner.
	Applicant may not request that any objection to the	e drawing(s) be held in abeyance.	See 37 CFR 1.85(a).
11)[T	he proposed drawing correction filed on	is: a) ☐ approved b) ☐ disappr	roved by the Examiner.
	If approved, corrected drawings are required in rep		
12)[T	he oath or declaration is objected to by the Ex	aminer.	
Priority u	nder 35 U.S.C. §§ 119 and 120		
13)🛛 🗸	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)-(d) or (f).
a)[] All b) ☐ Some * c) ☐ None of:		
•	1. Certified copies of the priority documents	s have been received.	
2	2. Certified copies of the priority documents	s have been received in Applicat	tion No. <u>09/095,612</u> .
	B. Copies of the certified copies of the prior application from the International Bure the attached detailed Office action for a list of	ity documents have been receiv eau (PCT Rule 17.2(a)).	red in this National Stage
	knowledgment is made of a claim for domestic		
a)	☐ The translation of the foreign language procession. The translation of the foreign language procession.	visional application has been re	ceived.
Attachment(s			
2) Notice 3) Informa	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)
S. Patent and Trac TO-326 (Rev.		ion Summary	Part of Paper No. 13

DETAILED ACTION

1. The amendment filed on 04/30/02 has been entered.

Drawings

2. The formal drawings filed on 01/10/01 are acceptable.

Priority

3. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). The certified copy has been filed in parent Application No. 09/095,612, filed on 06/11/1998.

Information Disclosure Statement

4. The Information Disclosure Statements filed on 9/27/01 as paper #6 and on 1/10/01 as paper #8 (numbered out of order) have been considered.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

⁽b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 12 and 14 are rejected under 35 U.S.C. 102(b) as being anticipated by TA-KAISHI (5,604,696).

Takaishi discloses a semiconductor device including a memory cell region 'X' and a peripheral circuit region 'Y', comprising: a semiconductor substrate 1 having a major surface, an insulating film 21-8, having an upper surface, being formed on the major surface of the semiconductor substrate 1 to extend from the memory cell region 'X' to the peripheral circuit region 'Y', a capacitor lower electrode assembly (part 22 generally), including first and second lower electrodes 22 being adjacent to each other through a part of the insulating film 21, being formed on the major surface of the semiconductor substrate 1 to extend up to a vertical position substantially identical to that of the upper surface of the insulating film 21 in the memory cell region 'X', first and second openings formed in the insulating film 21, and the first and the second lower electrodes 22 formed within the first and second openings, respectively, the first and second lower electrodes 22 each of a cylindrical shape having an interior region, wherein respective sidewalls of the first and the second lower electrodes 22 are formed to extend in a longitudinal direction with respect to the major surface of the semiconductor substrate 1, each sidewall having a cross-section in the longitudinal direction that is substantially linear, and a capacitor upper electrode 24 being formed on the capacitor lower electrode assembly through a dielectric film 23 to extend onto the upper surface of the insulating film 21-8, the upper electrode 24 being formed on the interior region of each of the first and second electrodes 22, the capacitor lower electrode assembly including a capacitor lower

Application/Control Number: 09/756,864

Page 4

Art Unit: 2826

electrode part 22 upwardly extending in opposition to the capacitor upper electrode 24 and having a top surface and a bottom surface, wherein the insulating film 21-8 includes an upper insulating film 21 and a lower insulating film 8 being different in etching rate from each other. Note figures 4I and 4A of Takaishi.

Claim Rejections - 35 USC § 103

- **6.** The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- **A.** Claims 13 and 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over TAKAISHI (5,604,696) in view of WANG et al. (5,856,220).

Takaishi discloses all the limitations of claims 21-23 except that the part of the insulating film between adjacent first and second electrodes have a width smaller than the minimum working size formable by photolithography. Note figures 4I and 4A of Takaishi.

However, Wang et al. discloses a method whereby isotropic etching cuts through the insulating film in a pair of cuts to produce a pair of adjacent lower electrodes. The width of the part of the insulating film this method leaves between the adjacent electrodes is wholly independent of the limits of photolithography. The width may be zero, or any number larger than zero. Note figure 12 of Wang et al. Therefore, it would have been obvious to a person having skill in the art to reduce wasted space occupied by part of

the insulating film by replacing the two dimensionally patterned, lithographically size restricted cylindrical lower electrodes of Takaishi's device with the free form etched lower electrodes such as taught by Wang et al. in order to increase electrode area to thus provide higher capacitance.

Takaishi discloses all the limitations of claim 13 except that a side surface of the capacitor lower electrode has a curved plane. Note figures 4I and 4A of Takaishi.

However, Wang et al. discloses a method that produces a lower electrode with hemispherical, curved side planes. Note figure 12 of Wang et al. Therefore, it would have been obvious to a person having skill in the art to replace the cylindrical side planes of Takaishi's lower electrode with the hemispherical, curved side planes such as taught by Wang et al. in order to increase electrode area to thus provide better higher capacitance.

B. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over TAKAl-SHI (5,604,696) in view of WANG et al. (5,856,220), as applied to claim 21 above, and further in view of the admitted prior art.

Takaishi and Wang discloses all the limitations of claim 16, including a "hard" oxide peripheral circuit element protection film 25 disclosed by Takaishi, except that the capacitor upper electrode extends towards the peripheral circuit, and to provide an upper interlayer isolation film with a contact hole formed therein on the capacitor upper electrode. Note figures 4I and 4A of Takaishi, and figure 12 of Wang et al.

However, the admitted prior art discloses a stack type DRAM capacitor with the upper capacitor electrode1151 extended towards the peripheral circuit, and which provides an upper interlayer isolation film 1205 disposed over the upper capacitor electrode 1151, with a contact hole 1135 formed therein on the capacitor upper electrode 1151. Note figure 117 of the admitted prior art. Therefore, it would have been obvious to a person having skill in the art to extend the upper electrode of Takaishi and Wang et al.'s DRAM capacitor towards the peripheral circuit, and to provide an upper interlayer isolation film with a contact hole formed therein on the capacitor upper electrode, along with a peripheral circuit element protection film formed under the insulating film such as taught by the admitted prior art in order to allow electrical access to the upper capacitor electrode in the peripheral region and allow the contact hole to be made by a non-critical etch step to thus provide more efficient manufacture.

C. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over TAKAI-SHI (5,604,696) in view of NAKANO (JP 06125051).

Takaishi discloses all the limitations of claim 16 except that the capacitor lower electrodes comprise granular crystals on their surfaces. Note figures 4I and 4A of Takaishi.

However, Nakano discloses stack type DRAM capacitor with an undulating surface due to its granularity. Note figure 1d of Nakano. Therefore, it would have been obvious to a person having skill in the art to replace the smooth surfaced lower electrodes of Takaishi's DRAM capacitor with lower electrodes having an undulating surface due to

granularity such as taught by Nakano in order to increase effective electrode area to thus provide higher capacitance.

D. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over TAKAI-SHI (5,604,696) in view of GONZALEZ et al. (5,168,073).

Takaishi discloses a semiconductor device with all the limitations of claim 15 except the dielectric film being formed between a side surface of the capacitor lower electrode part and the insulating film. Note figures 4I and 4A of Takaishi. However, Gonzalez et al. '073 discloses a dielectric film 115 is formed between the entire side surface of the capacitor lower electrode 90 and the insulating film 75. For this reason it is formed "at least" either a side surface or only a part of the bottom surface of the capacitor lower electrode 90 and the insulating film 75. Note figure 10 of Gonzalez et al. Therefore, it would have been obvious to a person having skill in the art to replace the dielectric film of Takaishi's semiconductor device with the dielectric film being formed between a side surface of the capacitor lower electrode part and the insulating film such as taught by Gonzalez et al. in order to thoroughly insulate the bottom electrode from the top electrode at the corners at the tops of the first and second openings formed in the insulating film to thus provide prevent shorts and misread and/or lost data.

Application/Control Number: 09/756,864

Page 8

Art Unit: 2826

Response to Arguments

7. Applicant's arguments filed 01/10/01, with respect to all claims, have been consid-

ered but are moot in view of the new ground(s) of rejection, prompted by amendment of

the sole independent claim, claim 12.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the ex-

aminer should be directed to Thomas L Dickey whose telephone number is 703-308-

0980. The examiner can normally be reached on Monday through Thursday 8 AM to 6

PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's su-

pervisor, Nathan Flynn can be reached on (703) 308-6601. The fax phone numbers for

the organization where this application or proceeding is assigned are 703-308-7722 for

regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceed-

ing should be directed to the receptionist whose telephone number is (703) 306-3431.

tld 04/2002

Minh Loan Tran

doubton com

Primary Examiner